Day : Thursday
Date: 5/10/2007

PALM INTRANET

Time: 12:06:21

Inventor Information for 10/675745

Inventor Name	City	State/Country
GULATI, MANU	SAN FRANCISCO	CALIFORNIA
MOLL, LAURENT R.	SARATOGA	CALIFORNIA

Appln Info | Contents | Petition Info | Atty/Agent Info | Continuity/Reexam | Foreign D

Search Another: Application# Search **or Patent#** Search

PCT / / Search **or PG PUBS #** Search

Attorney Docket # Search

Bar Code # Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

Day : Thursday
Date: 5/10/2007

PALM INTRANET

Time: 12:06:24

Inventor Name Search Result

Your Search was:

Last Name = GULATI
First Name = MANU

Application#	Patent#	Status	Date Filed	Title	Inventor Name
09137583	6175911	150	08/21/1998	METHOD AND APPARATUS FOR CONCURRENTLY EXECUTING MULTIPLICATION AND ITERATIVE OPERATIONS	GULATI, MANU
09385186	Not Issued	161	08/30/1999	APPARATUS AND METHOD FOR MAINTAINING AN ARCHITECTURAL STATUS REGISTER	GULATI, MANU
10269666	6912602	150	10/11/2002	SYSTEM HAVING TWO OR MORE PACKET INTERFACES, A SWITCH, AND A SHARED PACKET DMA CIRCUIT	GULATI, MANU
10269922	7206879	150	10/11/2002	SYSTEMS USING MIX OF PACKET, COHERENT, AND NONCOHERENT TRAFFIC TO OPTIMIZE TRANSMISSION BETWEEN SYSTEMS	GULATI, MANU
10270016	Not Issued	95	10/11/2002	SYSTEMS INCLUDING PACKET INTERFACES, SWITCHES, AND PACKET DMA CIRCUITS FOR SPLITTING AND MERGING PACKET STREAMS	GULATI, MANU
10270029	6748479	150	10/11/2002	SYSTEM HAVING INTERFACES AND SWITCH THAT SEPARATES COHERENT AND PACKET TRAFFIC	GULATI, MANU
10356321	6944719	150	01/31/2003	SCALABLE CACHE COHERENT DISTRIBUTED SHARED MEMORY PROCESSING SYSTEM	GULATI, MANU
10356323	Not Issued	71	01/31/2003	Efficient routing of packet data in a scalable processing resource	GULATI, MANU

10356324	Not Issued	71	01/31/2003	Processing of received data within a multiple processor device	GULATI, MANU
10356346	Not Issued	30	01/31/2003	Bandwidth allocation fairness within a processing system of a plurality of processing devices	GULATI, MANU
10356348	Not Issued	41	01/31/2003	Transmitting data from a plurality of virtual channels via a multiple processor device	GULATI, MANU
10356390	Not Issued	41	01/31/2003	Multiple processor integrated circuit having configurable packet-based interfaces	GULATI, MANU
10356661	Not Issued	41	01/31/2003	Packet data service over hyper transport link(s)	GULATI, MANU
10421988	Not Issued	41	04/23/2003	Smart routing between peers in a point-to-point link based system	GULATI, MANU
10439297	6941440	150	05/15/2003	ADDRESSING SCHEME SUPPORTING VARIABLE LOCAL ADDRESSING AND VARIABLE GLOBAL ADDRESSING	GULATI, MANU
10675745	Not Issued	30	09/30/2003	Management of received data within host device using linked lists	GULATI, MANU
10684915	Not Issued	30	10/14/2003	Centralized switching fabric scheduler supporting simultaneous updates	GULATI, MANU
10684989	Not Issued	30	10/14/2003	Transparent data format within host device supporting differing transaction types	GULATI, MANU
10684998	Not Issued	30	10/14/2003	Apparatus and method to receive and decode incoming data and to handle repeated simultaneous small fragments	GULATI, MANU
10685231	Not Issued	30	10/14/2003	Apparatus and method to receive and align incoming data in a buffer to expand data width by utilizing a single write port memory device	GULATI, MANU
10742060	Not Issued	20	12/20/2003	Hypertransport/SPI-4 interface supporting configurable deskewing	GULATI, MANU
10861624	6941406	150	06/04/2004	SYSTEM HAVING INTERFACES AND SWITCH THAT SEPARATES COHERENT AND PACKET TRAFFIC	GULATI, MANU
11069313	Not	30	03/01/2005	System having two or more packet	GULATI, MANU

	Issued			interfaces, a switch, and a shared packet DMA circuit	
11146449	Not Issued	30	06/07/2005	System having interfaces and switch that separates coherent and packet traffic	GULATI, MANU
11146450	Not Issued	30	06/07/2005	Addressing scheme supporting variable local addressing and variable global addressing	GULATI, MANU
11182123	7171521	150	07/15/2005	COHERENT SHARED MEMORY PROCESSING SYSTEM	GULATI, MANU
11717511	Not Issued	19	03/13/2007	Systems using mix of packet, coherent, and noncoherent traffic to optimize transmission between systems	GULATI, MANU
11786275	Not Issued	17	04/11/2007	Receiving data from virtual channels	GULATI, MANU
60331789	Not Issued	159	11/20/2001	Packet data service over hyper transport link(s)	GULATI, MANU
60344713	Not Issued	159	12/24/2001	Multi-function hypertransport devices	GULATI, MANU
60348717	Not Issued	159	01/14/2002	Hyper transport coupled distributed system host	GULATI, MANU
60348777	Not Issued	159	01/14/2002	Multi-function hypertransport devices	GULATI, MANU
60380740	Not Issued	159	05/15/2002	System on chip for networking	GULATI, MANU
60419031	Not Issued	160	10/16/2002	Processing of received data within a multiple processor device	GULATI, MANU
60419032	Not Issued	159	10/16/2002	Multiple processor integrated circuit having configurable packet-based interfaces	GULATI, MANU
60419033	Not Issued	159	10/16/2002	Scalable cache coherent distributed shared memory processing system	GULATI, MANU
60419040	Not Issued	159	10/16/2002	Transmitting data from a plurality of virtual channels via a multiple processor device	GULATI, MANU
60419041	Not Issued	159	10/16/2002	Packet data service over hypertransport links	GULATI, MANU
60419042	Not Issued	159	10/16/2002	Efficient routing of packet data in a scalable processing resource	GULATI, MANU
60419043	Not Issued	159	10/16/2002	Bandwidth allocation fairness within a processing system of a	GULATI, MANU

				plurality of processing devices	
60520166	Not Issued	159	11/14/2003	Hyper transport/SPI-4 interface supporting configurable deskewing	GULATI, MANU

Inventor Search Completed: No Records to Display.

Search Another: Inventor **Last Name** GULATI **First Name** MANU Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

Day : Thursday
Date: 5/10/2007

PALM INTRANET

Time: 12:06:30

Inventor Name Search Result

Your Search was:

Last Name = MOLL
First Name = LAURENT

Application#	Patent#	Status	Date Filed	Title	Inventor Name
09264347	6753878	150	03/08/1999	PARALLEL PIPELINED MERGE ENGINES	MOLL, LAURENT
10356323	Not Issued	71	01/31/2003	Efficient routing of packet data in a scalable processing resource	MOLL, LAURENT
10356324	Not Issued	71	01/31/2003	Processing of received data within a multiple processor device	MOLL, LAURENT
10356348	Not Issued	41	01/31/2003	Transmitting data from a plurality of virtual channels via a multiple processor device	MOLL, LAURENT
10356390	Not Issued	41	01/31/2003	Multiple processor integrated circuit having configurable packet-based interfaces	MOLL, LAURENT
10356661	Not Issued	41	01/31/2003	Packet data service over hyper transport link(s)	MOLL, LAURENT
10684871	Not Issued	30	10/14/2003	Hash and route hardware with parallel routing scheme	MOLL, LAURENT
10684909	7131020	150	10/14/2003	DISTRIBUTED COPIES OF CONFIGURATION INFORMATION USING TOKEN RING	MOLL, LAURENT
10684915	Not Issued	30	10/14/2003	Centralized switching fabric scheduler supporting simultaneous updates	MOLL, LAURENT
10684953	Not Issued	61	10/14/2003	Hypertransport exception detection and processing	MOLL, LAURENT
10685129	Not Issued	93	10/14/2003	FRAGMENT STORAGE FOR DATA ALIGNMENT AND MERGER	MOLL, LAURENT
10685376	7218638	150	10/14/2003	SWITCH OPERATION SCHEDULING MECHANISM WITH CONCURRENT CONNECTION AND QUEUE SCHEDULING	MOLL, LAURENT

10864609	Not Issued	20	06/09/2004	Parallel pipelined merge engines	MOLL, LAURENT
10941172	Not Issued	41	09/15/2004	Nonuniform chip multiprocessor	MOLL, LAURENT
11786275	Not Issued	17	04/11/2007	Receiving data from virtual channels	MOLL, LAURENT
60331789	Not Issued	159	11/20/2001	Packet data service over hyper transport link(s)	MOLL, LAURENT
60344713	Not Issued	159	12/24/2001	Multi-function hypertransport devices	MOLL, LAURENT
60348717	Not Issued	159	01/14/2002	Hyper transport coupled distributed system host	MOLL, LAURENT
60348777	Not Issued	159	01/14/2002	Multi-function hypertransport devices	MOLL, LAURENT
60419031	Not Issued	160	10/16/2002	Processing of received data within a multiple processor device	MOLL, LAURENT
60419040	Not Issued	159	10/16/2002	Transmitting data from a plurality of virtual channels via a multiple processor device	MOLL, LAURENT
60419041	Not Issued	159	10/16/2002	Packet data service over hypertransport links	MOLL, LAURENT
60419042	Not Issued	159	10/16/2002	Efficient routing of packet data in a scalable processing resource	MOLL, LAURENT
60520166	Not Issued	159	11/14/2003	Hyper transport/SPI-4 interface supporting configurable deskewing	MOLL, LAURENT
10269666	6912602	150	10/11/2002	SYSTEM HAVING TWO OR MORE PACKET INTERFACES, A SWITCH, AND A SHARED PACKET DMA CIRCUIT	MOLL, LAURENT R.
10269922	7206879	150	10/11/2002	SYSTEMS USING MIX OF PACKET, COHERENT, AND NONCOHERENT TRAFFIC TO OPTIMIZE TRANSMISSION BETWEEN SYSTEMS	MOLL, LAURENT R.
10270016	Not Issued	95	10/11/2002	SYSTEMS INCLUDING PACKET INTERFACES, SWITCHES, AND PACKET DMA CIRCUITS FOR SPLITTING AND MERGING PACKET STREAMS	MOLL, LAURENT R.
10270029	6748479	150	10/11/2002	SYSTEM HAVING INTERFACES AND SWITCH THAT SEPARATES COHERENT AND PACKET	MOLL, LAURENT R.

				TRAFFIC	
10439297	6941440	150	05/15/2003	ADDRESSING SCHEME SUPPORTING VARIABLE LOCAL ADDRESSING AND VARIABLE GLOBAL ADDRESSING	MOLL, LAURENT R.
10439343	Not Issued	41	05/15/2003	Addressing scheme supporting fixed local addressing and variable global addressing	MOLL, LAURENT R.
10675745	Not Issued	30	09/30/2003	Management of received data within host device using linked lists	MOLL, LAURENT R.
10684872	7096305	150	10/14/2003	PERIPHERAL BUS SWITCH HAVING VIRTUAL PERIPHERAL BUS AND CONFIGURABLE HOST BRIDGE	MOLL, LAURENT R.
10684988	Not Issued	61	10/14/2003	Peripheral bus transaction routing using primary and node ID routing information	MOLL, LAURENT R.
10684989	Not Issued	30	10/14/2003	Transparent data format within host device supporting differing transaction types	MOLL, LAURENT R.
10684998	Not Issued	30	10/14/2003	Apparatus and method to receive and decode incoming data and to handle repeated simultaneous small fragments	MOLL, LAURENT R.
10685231	Not Issued	30	10/14/2003	Apparatus and method to receive and align incoming data in a buffer to expand data width by utilizing a single write port memory device	MOLL, LAURENT R.
10742060	Not Issued	20	12/20/2003	Hypertransport/SPI-4 interface supporting configurable deskewing	MOLL, LAURENT R.
10861624	6941406	150	06/04/2004	SYSTEM HAVING INTERFACES AND SWITCH THAT SEPARATES COHERENT AND PACKET TRAFFIC	MOLL, LAURENT R.
11069313	Not Issued	30	03/01/2005	System having two or more packet interfaces, a switch, and a shared packet DMA circuit	MOLL, LAURENT R.
11146449	Not Issued	30	06/07/2005	System having interfaces and switch that separates coherent and packet traffic	MOLL, LAURENT R.

11146450	Not Issued	30	06/07/2005	Addressing scheme supporting variable local addressing and variable global addressing	MOLL, LAURENT R.
11279880	Not Issued	30	04/15/2006	Improved Prefetch Hardware Efficiency via Prefetch Hint Instructions	MOLL, LAURENT R.
11351058	Not Issued	30	02/09/2006	Small and power-efficient cache that can provide data for background DMA devices while the processor is in a low-power state	MOLL, LAURENT R.
11351070	Not Issued	30	02/09/2006	Power conservation via DRAM access reduction	MOLL, LAURENT R.
11416872	Not Issued	30	05/02/2006	System and method for optimizing a memory controller	MOLL, LAURENT R.
11435528	Not Issued	30	05/17/2006	System and method for processing instructions in a computer system	MOLL, LAURENT R.
11446897	Not Issued	30	06/05/2006	Peripheral bus switch having virtual peripheral bus and configurable host bridge	MOLL, LAURENT R.
11450103	Not Issued	30	06/09/2006	System and method for conserving power	MOLL, LAURENT R.
11543549	Not Issued	25	10/04/2006	Cache instructions with hierarchy control	MOLL, LAURENT R.
11543598	Not Issued	25	10/04/2006	Cache operations with hierarchy control	MOLL, LAURENT R.

Search and Display More Records.

Search Another: Inventor **Last Name** MOLL **First Name** LAURENT Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page